

APPENDIX XII

Copyright © 2000-2001 ARC International plc. All rights reserved.

Instruction formats

	i = instruction opcode
	a = register (r0-3, r13-16)
	b = register (r0-3, r13-16)
5	c = register (r0-3, r13-16)
	h = register high (r0-r31)
	q = condition code
	u = unsigned immediate
10	s = signed immediate
	Op Format Instruction Operands Comment
0	iiiiqqssssssss bal/beq/bne s8 ; if cc pc=(pc&0xffffffffc)+(s8<<1)
	iiii1lqqssssss bgt/bge/blt/ble s6 ; if cc pc=(pc&0xffffffffc)+(s6<<1)
15	1 iiisisssssssss bl s10 ; blink=pc; pc=(pc&0xffffffffc)+(s10<<2)
15	2 iiiaaabbbiiii op a,a,b ; op = sub/and/or/xor/asl/asr/lsr/
	a,b,1 ; asl1/asr1/
	a,b,2 ; asl2/asr2/
20	0,a,b ; and.f/mul64/?/?/s_op a,a ; s_op=extb/extw/sexb/sexw/
	[a] ; j/jl/
	a,a,a ; sub.ne/i_op ; i_op=brk/j [blink]/st blink[sp,4]/
	iiiaaaiii111111 s_op
25	iiiiii11111111 i_op3 a,u6
3	iiiaaaiuuuuuuu mov/cmp a,a,u5
4	iiiaaaiiiuuuuu add/sub/?/? a,h
25	5 iiiaahhh00hh mov a,a,h
	iiiaahhh01hh add h,a
	iiiaahhh1hhh mov/cmp a,[fp, -u3] ; a=mem[fp - (u3 << 2)]
30	6 iiiaaa000iuuu ld/st a,[fp, -u3] ; a=fp - (u3 << 2) a,a,u5
	iiiaaa001iuuu add/? a,[b,u4] ; a=mem[b + (u4<<2)]
	iiiaaaiiuuuuu asl/asr/lsr a,[b,u4] ; a=mem[b + (u4<<1)]
30	7 iiiaaabbbuuuu ld a,[b,u4] ; a=mem[b + (u4<<2)]
	8 iiiaaabbbuuuu ldb a,[b,u3] ; a=mem[b + u3]
	9 iiiaaabbbuuuu ldw a,[b,u3] ; a=mem[b + (u3<<1)]
	A iiiaabbbuuuu st a,b,u3 ; a=b op u3
35	B iiiaaabbb0uuu stb a,[pc,u7] ; a=mem[(pc&0xffffffffc)+(u7 << 2)]
	iiiaaabbb1uuu stw a,[gp,u7] ; a=mem[gp + (u7 << 2)]
C	iiiaaabbbiuuu add/sub a,[b,u4] ; a=mem[b + (u4<<2)]
D	iiiaaauuuuuuuu ld a,[b,u3] ; a=mem[b + (u3<<1)]
E	iiiaaauuuuuuuu ld a,[b,u3] ; a=mem[b + (u3<<2)]
40	F iiiixxxxxxxxxx reserved a,[b,c] ; a=mem[b + c]
	a,b,c ; a=b+c
45	iiiaaauuuuuuuu add a,pc,u7 ; a=(pc&0xffffffffc)+(u7 << 2)

Other possible formats:

iiiaaabbb0ccc ld

iiiaaabbb1ccc add

iiiaaauuuuuuuu add